Digital Logic Design:

Here we'll cover some of the logic blocks that are used very frequently in RTL. We'll show code using Verilog. Some of the most common Logic elements are:

  • Logic Gates, flip-flops, i.e NAND, OR, LATCH, etc. These need a circuit diagram, and will be covered as analog part of digital
  • Clk gaters: These are also parrt of logic gates (available in librrary), but will be covered separately
  • Async Fifo => Very popular technique to transfer data from one clk domain to other clk domain